
# **FPGA-Based Audio DSP Coprocessor for TinyRV2 CPU**



- CornellEngineering

Electrical and Computer Engineering

Han Mo (hm638) School of Electrical and Computer Engineering Advisor: Dr. Hunter Adams

Initialization data preloads in the SRAM using the memory mapping on the HPS side.

[3] C. Batten, "Tutorial 10: SRAM Generators," ECE 6745 Complex Digital ASIC Design, School of Electrical and Computer Engineering, Cornell University, Ithaca, NY, USA. [Online]. Available: https://cornellece6745.github.io/ece6745-docs/ece6745-tut10-sram/. Accessed: Apr. 27, 2025.



s on (in ALMs) s ins emory bits cks PCSs IA RX Deserializers PCSs IA TX Serializers	Final 21,858/32,070(68%) 20911 368/457(81%) 0 296,464/4,065,280(7%) 66/87(76%) 0 0 0 0 2/6(33%) 1/4(25%)
	Ouce Utilization
•. Chip planar visualization heral purpose functionality s well sorted presents the disassembled is in my YouTube Channel	