ECE 4760 Lab 1: Synthesizing and Synchronizing Snowy Tree Crickets

Introduction

The purpose of this lab was to synthesize two artificial Snowy Tree crickets on the Raspberry Pi Pico, a Software Development Kit (SDK) for the RP2040. In order to do this, two sine waves of a certain frequency were synthesized using direct digital synthesis. To separate threads, each sine wave was attributed to each of the two cores of the RP2040 in the Raspberry Pi Pico. From the Raspberry Pi Pico, the signal was transmitted to a DAC and audibly verified via a microphone. Then to replicate a cricket chirp, the amplitude of the waves were modulated through a core specific state machine to produce a series of syllables–a chirp–and pauses between syllables as well as between chirps. Crickets have the ability to synchronize their chirps with each other. In order to implement this capability, the microphone audio was sampled through an ADC and calculated through a Fast Fourier Transform (FFT). Utilizing this functionality as well as additional code, the RP2040 cores were able to detect each others' chirps as well as chirps that the cores did not produce. Finally, to synchronize chirps of cores or outside parties that were not in sync, a synchronization algorithm was also implemented within the code for calculating the FFT. Therefore, produced chirps other than its own could be recognized by the RP2040 core and would synchronize with each other over time.

Design and Testing Methods

Concept and Implementation Overview

With the ultimate goal of creating a cricket which can chirp and synchronize with other crickets just like an actual snowy tree cricket, it makes sense to first produce a realistic cricket chirp. The first half of this lab focused on producing a cricket chirp from each core on the Raspberry Pi Pico, simultaneously. When that was achieved, the lab moved its focus onto chirp *detection*, so that the cores could know when to synchronize to another cricket. When chirp detection was achieved, the synchronization algorithm was implemented, completing this lab. Below is a table summarizing the benchmarks achieved over time.

| Week | Software Outcome | Hardware Outcome | Testing Method |
|------|--|---|---|
| 1 | Used Direct Digital Synthesis to output beeps on each of the two cores of the RP2040, simultaneously. | Connected GPIO pins on RP2040 to Digital to Analog Converter (DAC) and speakers. | Displayed the outputs from the DAC onto an oscilloscope to verify correct frequencies. Also connected and listened to outputs with speakers to ensure hardware connections. |
| 2 | Used Direct Digital Synthesis to generate cricket chirps from each core on the | Added buttons to pause each core's chirp. | Used an oscilloscope to verify chirp frequencies as well as syllable and pause |

| | RP2040. Created a state machine to correctly time the cricket chirps and pauses. | | lengths. As for the hardware, manually tested it by pressing the button and noting pauses. |
|---|--|--|---|
| 3 | Added Fast Fourier Transform (FFT) algorithm to implement chirp detection on each core. | Used a VGA to display FFT spectra on a screen. Added a microphone so cores can hear other crickets. Connected SDK to a serial monitor to see when a chirp is detected. | Used a VGA display to test hardware connections and FFT code. Used a serial monitor to output both chirp detections and current states of cores during chirp detection. |
| 4 | Implemented the Mirollo and Strogatz synchronization algorithm. | | Used an oscilloscope to watch chirps synchronize from a desynchronized state. |

Fig. 1: Summary of software, hardware, and testing benchmarks achieved each week throughout the lab Algorithms

Three main algorithms were used to support the final program: Direct Digital Synthesis (DDS), Fast Fourier Transform (FFT), and a synchronization algorithm by Mirollo and Strogatz (1990).

I. Direct Digital Synthesis

As aforementioned, DDS is used to generate amplitude modulated sine waves—the cricket sound. The cornerstone of DDS is that "a variable overflowing is isomorphic [the same or similar] to one rotation of a phasor."¹ In this lab, an accumulator, a 32 bit number, represents the angle of the phasor, where one rotation of the phasor is equivalent to an addition to the accumulator. To calculate the desired sine wave frequency, we use this methodology along with some dimensional analysis related to audio sampling.

$$\begin{split} F_{out} &= \frac{1 \text{ overflow (i.e. sine period)}}{2^{32} \text{ accumulator units}} \cdot \frac{j \text{ accumulator units}}{1 \text{ audio sample}} \cdot \frac{F_s \text{ audio samples}}{1 \text{ sec}} \\ &= \left(\frac{F_s}{2^{32}} \cdot N\right) Hz \end{split}$$

Since F_s is known, the equation can be rearranged to find the only unknown left–N, which is the increment value. Note that F_s corresponds to the rate of generated audio samples that will be sent to the DAC. The final equation calculates N.

$$N = \text{increment amount} = \frac{F_{out}}{F_s} \cdot 2^{32}$$

For the sound to be generated correctly, there is a timer interrupt in the code that will fire and increment the accumulator. The increment amount calculation from above is used to check the

¹ Adams, H. (n.d.). Direct Digital Synthesis. ECE 4760, Hunter Van Adams. Retrieved September 18, 2022, from <u>https://vanhunteradams.com/DDS/DDS.html</u>

value of a lookup table (the sine wave value at the specific phasor angle). Since the accumulator variable is 32 bits, it can have 2³² states. However, the power spectrum for 256 entries shows enough distance between the frequency of interest and the 1st error harmonic for a close approximation, even though there is still distortion from less entries. Therefore, only 8 bits are needed to index into the lookup table. The lookup value is stored and then sent to the DAC.

II. Fast Fourier Transform

The purpose of a fast fourier transform is to transfer a signal from one domain to some representation in the frequency domain. The FFT can also transfer the signal from the representation of the frequency domain back to the original domain. In this lab, the sine-cosine series is related to the Cooley-Tukey FFT. The sine-cosine series, f(t), is composed of a sum of sines and cosine, which can approximate any periodic function of period T_0 .²

$$f(t)=rac{a_0}{2}+\sum_{n=1,2,...}^\infty a_n\cos\left(rac{2\pi n}{T_0}t
ight)+\sum_{n=1,2,...}^\infty b_n\sin\left(rac{2\pi n}{T_0}t
ight)$$

Furthermore, a_m and a_n can be expressed as follows.

$$a_m = rac{2}{T_0} \int_{t_0}^{t_0+T_0} \cos{igg(rac{2\pi m}{T_0}tigg)} f(t) dt \ b_m = rac{2}{T_0} \int_{t_0}^{t_0+T_0} \sin{igg(rac{2\pi m}{T_0}tigg)} f(t) dt$$

The sine-cosine series can be expressed exponentially as the following:

$$f(t) = \sum_{n=-\infty}^\infty \underline{c}_n e^{rac{2\pi n i}{T_0} t}$$

$$c_n = rac{1}{T_0} \int_{t_0}^{t_0+T_0} f(t) e^{-rac{2\pi m i}{T_0} t} dt$$

In this lab, some continuous function is discretely sampled with an ADC. To computationally calculate the FFT, the infinite exponential sum was transformed into a "finite sum over sampled points."³

$$f_k = \sum_{n=0}^{2N-1} \underline{c}_n e^{rac{2\pi n i}{T_0}t_k}$$

$$\underline{c}_{m} = rac{1}{2N}\sum_{k=0}^{2N-1}e^{-rac{2\pi m i}{T_{0}}t_{k}}f_{k}$$

Finally, the Cooley-Tukey method is used to further split sums into sums of sums.

² Adams, H. (n.d.). Understanding the Cooley-Tukey FFT. ECE 4760, van Hunter Adams. Retrieved September 18, 2022, from <u>https://vanhunteradams.com/FFT/FFT.html</u>

³ Adams, H. (n.d.). Understanding the Cooley-Tukey FFT.

$$\begin{split} \underline{c}_{m} &= \frac{1}{2N} \left[\left[\left(\sum_{k=0}^{\frac{N}{4}-1} e^{-\frac{2\pi k i}{N/2}m} f_{8k} + e^{-\frac{2\pi i}{N/2}m} \sum_{k=0}^{\frac{N}{4}-1} e^{-\frac{2\pi k i}{N/2}m} f_{8k+4} \right) \right. \\ &+ e^{-\frac{2\pi i}{N}m} \left(\sum_{k=0}^{\frac{N}{4}-1} e^{-\frac{2\pi k i}{N/2}m} f_{8k+2} + e^{-\frac{2\pi i}{N/2}m} \sum_{k=0}^{\frac{N}{4}-1} e^{-\frac{2\pi k i}{N/2}m} f_{8k+6} \right) \right] \\ &+ e^{-\frac{2\pi i}{2N}m} \left[\left(\sum_{k=0}^{\frac{N}{4}-1} e^{-\frac{2\pi k i}{N/2}m} f_{8k+1} + e^{-\frac{2\pi i}{N/2}m} \sum_{k=0}^{\frac{N}{4}-1} e^{-\frac{2\pi k i}{N/2}m} f_{8k+5} \right) \right. \\ &+ e^{-\frac{2\pi i}{2N}m} \left[\left(\sum_{k=0}^{\frac{N}{4}-1} e^{-\frac{2\pi k i}{N/2}m} f_{8k+3} + e^{-\frac{2\pi i}{N/2}m} \sum_{k=0}^{\frac{N}{4}-1} e^{-\frac{2\pi k i}{N/2}m} f_{8k+5} \right) \right. \\ &+ e^{-\frac{2\pi i}{N}m} \left(\sum_{k=0}^{\frac{N}{4}-1} e^{-\frac{2\pi k i}{N/2}m} f_{8k+3} + e^{-\frac{2\pi i}{N/2}m} \sum_{k=0}^{\frac{N}{4}-1} e^{-\frac{2\pi k i}{N/2}m} f_{8k+7} \right) \right] \right] \\ &= \frac{1}{2N} \left[\left[\left(F^{eee} + e^{-\frac{2\pi i}{N/2}m} F^{eeo} \right) + e^{-\frac{2\pi i}{N}m} \left(F^{eoe} + e^{-\frac{2\pi i}{N/2}m} F^{eoo} \right) \right] \right] \\ &+ e^{-\frac{2\pi i}{2N}m} \left[\left(F^{oee} + e^{-\frac{2\pi i}{2N}m} F^{oeo} \right) + e^{-\frac{2\pi i}{N}m} \left(F^{ooe} + e^{-\frac{2\pi i}{N/2}m} F^{ooo} \right) \right] \right] \end{split}$$

Furthermore, this algorithm's main abstraction is that if the sample number is a power of two, the length of each of the resulting summations will be 1. Transformations of this length in the case of one audio sample results in an input replicated as the output. It turns out that the reordering of cases with more than one sample is synonymous to bit-reversal computations, meaning that the bits of a sample are mirrored such that 001 becomes 100, 111 becomes 111, and 110 becomes 011.

III. Synchronization

An integrate-and-fire oscillator can be defined as "a system that integrates a function until some threshold value is reached, at which point the system 'fires' and the integrator is reset to zero."⁴ In this case, the function that the oscillators travel is $y = \sqrt{x}$, which is monotonic and concave. The other oscillators move up the curve by a certain number ε or fire once another oscillator fires. This process eventually results in synchronization. This is detailed further in the Mirollo and Strogatz 1990 paper.

In this lab, the calculation-on-event method is implemented. (1) First, a timer interrupt is set up. (2) Every time the timer interrupt fires, a counting variable increases. The firing threshold, a certain value of y, has a corresponding x-value. (3) Once the counting variable is greater than this x-value, the counting variable is set to zero and an oscillator fires. (4) Furthermore, when an oscillator fires, the square root of the counting variable is taken and ε is added to determine the new y-position. The new y-position is squared to find the new counting variable value. Step three occurs again depending on the counting variable.

Software Implementation

First focusing on using DDS to output a cricket chirp from each core, a state machine and a timer Interrupt Service Routine (ISR) were implemented on each core. Initial DDS code which outputted a beep

⁴ Adams, H. (n.d.-b). Synchronization of integrate-and-fire oscillators. ECE 4760, Hunter Van Adams. Retrieved September 18, 2022, from <u>https://vanhunteradams.com/Pico/Cricket/Synchronization.html</u>

at a specific frequency in week one was provided from the lab handout⁵. In week two, the goal was to alter the parameters of the DDS program to output a chirping sound. Furthermore, the chirp required multiple points to be met: 8 syllables, 2300 Hz syllable frequency, 17 ms syllable length, 2 ms syllable repeat interval (pause between syllables), and 750 ms chirp repeat interval (pause between chirps). The pause between chirps was initially 260 ms, but it was much easier to do the final demo with a longer pause.

To output a constant chirp sound, the phase increment variable which was conveniently declared before any logic in the program needed to be altered to reflect a 2300 Hz frequency.

| 115 | // the DDS units - core 1 |
|-----|--|
| 116 | // Phase accumulator and phase increment. Increment sets output frequency. |
| 117 | volatile unsigned int phase_accum_main_1; |
| 118 | <pre>volatile unsigned int phase_incr_main_1 = (2300.0*two32)/Fs ; // chirp frequency = 2300</pre> |
| 119 | // the DDS units - core 2 |
| 120 | // Phase accumulator and phase increment. Increment sets output frequency. |
| 121 | <pre>volatile unsigned int phase_accum_main_0;</pre> |
| 122 | <pre>volatile unsigned int phase_incr_main_0 = (2300.0*two32)/Fs ; // chrip frequency = 2300</pre> |
| | |

Fig. 2: Phase Increment variables were changed to output a 2300 Hz frequency

To follow the timing restrictions of these chirps, the timing parameters defined at the top of the program were changed, and a state machine to follow these timing parameters was implemented.

| 139 | // Timing parameters for beeps | (units of interrupts) |
|-----|--------------------------------|-----------------------|
| 140 | #define ATTACK_TIME | 200 |
| 141 | #define DECAY_TIME | 200 |
| 142 | #define SUSTAIN_TIME | 10000 |
| 143 | #define BEEP_DURATION | 680 |
| 144 | #define BEEP_REPEAT_INTERVAL | 80 |
| 145 | #define CHIRP_REPEAT_INTERVAL | 30000 |

Fig. 3: Timing parameters for DDS were changed to output a cricket chirp. There are 40,000 interrupts in one second, so the 17 ms syllable length is reflected in BEEP_DURATION, the 2 ms syllable pause between syllables is reflected in BEEP_REPEAT_INTERVAL, and the 750 ms pause between chirps is reflected in CHIRP_REPEAT_INTERVAL.

With the timing parameters defined in units of ISR interrupts, the following state machine was designed.

⁵ Adams, H. (n.d.-a). Synthesizing and Synchronizing Snowy Tree Crickets. ECE 4760, van Hunter Adams. Retrieved September 18, 2022, from https://vanhunteradams.com/Pico/Cricket/Crickets.html



Fig. 4. State diagram for the timer ISR on each core

Timer ISRs were used to iterate through these state machines, incrementing a counter with every ISR iteration. In other words, each state machine was implemented inside an ISR. Depending on which state the core was currently in, when the counter reached the value of the durations defined in Fig. 4, the next state was entered. During the pause states, the DAC output amplitude would be set to zero so that a zero signal would be output on the speakers. Each core has its own ISR and outputs a chirp independently of the other chirp, but the ISRs of the cores are identical except that each core has its own set of variables denoted by a "_1" or "_0" suffix. See lines 188-348 in the program in Appendix.

To implement a manual pause feature with buttons, logic was added into the top of the ISRs such that when a button was pressed, the core would be stuck outside of the state machine and the counter would be set to zero. The core would restart at the beginning of the chirp state when the button was released.

Now focusing on chirp detection using FFT, once again an initial program with a working FFT algorithm was provided in the lab handout. The function FFTfix() performs the actual FFT algorithm on fixed point inputs. A proto-thread on core 0 called protothread_fft() then used the samples from the FFT algorithm function to locate the maximum frequency. One thread can be used for chirp detection on both cores since the chirp state machine states are global variables.

Detecting a chirp at frequency 2300 Hz means using an if statement when the maximum frequency is 2300 Hz. When this frequency is detected, each core accesses its ISR state machine state variable and determines whether or not it itself outputs that chirp. When the core is in a paused state or is being paused, then it "knows" that it did not output the chirp that was heard, and therefore an outside chirp was detected. Since using the Direct Memory Access (DMA) is time consuming and could outlast the end of a paused state or chirp state, the states of the cores are checked both before and after using the DMA.



Fig. 5: Chirp detection login inside of FFT Thread. If the chirp frequency is heard, then the cores check whether they are paused and what their states were before and after using the DMA. For now imagine that line 531 outputs a "chirp detected on core 0" message to the serial monitor. There is also an identical if statement for core 1, meaning that chirps can be detected from both cores at the same time.

To synchronize a core to a detected cricket chirp, the synchronization algorithm was implemented in the code:

| 530 | if(gpio_get(PAUSE_0) != 0 before_0 != 0 after_0 != 0) { |
|-----|---|
| 531 | |
| 532 | if(STATE_0 == 1) { //if in pause |
| 533 | //disable isr |
| 534 | <pre>spin0 = spin_lock_blocking(myspinlock);</pre> |
| 535 | |
| 536 | // change count for synch algo |
| 537 | <pre>y_0 = (int)sqrt(count_0) + EPSILON;</pre> |
| 538 | count_0 = y_0 * y_0; |
| 539 | |
| 540 | //enable isr |
| 541 | <pre>spin_unlock(myspinlock, spin0);</pre> |
| 542 | } |
| 543 | } |

Fig. 6: Inside the chirp detection if statement, i.e. when a chirp is detected from a core, if the core is in between chirps, then it increases the counter incrementing in the ISR as described in the synchronization algorithm. After some testing, EPSILON was set to 20.

Notice the spin locking in Figure 6. Spin locking is used to disable the ISR before changing the counter. Without spin locking, the counter could be assigned a value at two different points in the program at the same time. This double assignment could result in egregious errors. The variables necessary for spin locking are assigned in the top portion of the code with the other global variable declarations.

Finally, everything is tied together in main() and core1_entry(). See the code start at line 582 for this protocol.

Hardware Implementation

The final circuit includes multiple external components wired to the Raspberry Pi Pico. Below is a summary of each component as well as a full schematic.

| Component | Purpose |
|-------------------|---|
| Digital-to-Analog | Converts the digital chirp signals from the Raspberry Pi Pico to analog signals |

| Converter (MCP4802) | which can be played on speakers |
|-----------------------------|---|
| Push Button (2) | One for each core; when pressed, the chirps pause and restart |
| Audio Socket | Connected signals from DAC to Audio Jack into which a speaker can plug |
| USB-to-UART (SJ1-355XNG) | Converts serial print data from Raspberry Pi Pico to a USB that can be connected to a Serial Monitor, for example the Arduino IDE Serial Monitor. |
| Microphone (MAX4466) | Detects outside chirps |
| VGA connector | Displays FFT spectra onto a screen |

Fig. 7. Summary of components in final circuit excluding the Raspberry Pi Pico and resistors



Fig. 8. Complete circuit diagram of the system



Fig. 9. Complete circuit and set up in the lab

Testing

A summary of the testing methods used is shown in Figure 1. The most important testing devices were: the oscilloscope, the serial monitor to view print statements, and the audio output from the speakers.

While debugging the chirp detection, in addition to printing to the serial monitor which core had detected a chirp, the state of the core during the detection was also outputted. There were errors with detecting a chirp at clearly wrong times. Namely, the biggest bug was the case where one core was paused with the pause button meaning that the paused core should be the only core detecting a chirp, but still both cores would detect chirps. There seemed to be issues with the time it took to change states and how long it took to use the DMA, so printing which state a core was in before and after the DMA was used was very helpful for this situation.

The speakers were helpful in situations in which something was very wrong. There were a few times when variables were wrongfully assigned, and the speakers would output obnoxious noise rather than anything close to a chirp. It was also good to be able to tell audibly whether two crickets were synchronizing.

That being said about the speakers, the oscilloscope was much more helpful in diagnosing errors and seeing that the crickets were indeed synchronizing. It will be discussed in the Results and Conclusion sections that there is some weird behavior with the final synchronizing. Without an oscilloscope to clearly display these waves, it would be very difficult to approach the issue. Furthermore, it is known exactly what a cricket chirp signal should look like in terms of the frequency, the syllable length, the pause length, etc. So when a signal does not look like that on a scope it is clear that something is wrong. On the other hand, when the signals do appear as expected, it is a reason to celebrate.



As an example, here are some snapshots of the oscilloscope displaying proper cricket chirps:

Fig. 10. Signal detected via the oscilloscope depicting 8 syllable chirp and 260 ms chirp pause time duration. This 260 ms pause is from before the pause duration was changed to 750 ms.



Fig. 11. Signal detected via oscilloscope depicting the 2300 Hz frequency. The system consistently outputs signals 200 Hz lower than expected, so 200 was added to the max frequency on line 524. This is why a frequency of 2500 Hz is seen here.



Fig. 12. Signal detected via oscilloscope depicting 17 ms syllable time duration



Fig. 13. Signal detected via oscilloscope depicting 2 ms syllable pause time duration

Lastly, since the lab room was often being used by multiple groups at a time, all outputting cricket chirps at 2300 Hz, it was helpful to test the system with different frequencies being output and detected by the cores. This method, suggested by a fellow student, ensured that the cricket chirps being detected or output were from only the cores on this system.

Results

The objective of this lab was to simulate snowy tree crickets that would generate chirps and synchronize to other chirps. Not only should the cores on the device synchronize with each other, but they should also synchronize with any outside crickets chirping in the vicinity of the microphone.

During the final lab checkout, the system was tested for reliability. When the system is first turned on, both chirps from cores zero and one will be synchronized both audibly and on the oscilloscope. Then, either core zero or one would be paused, thus desynchronizing the chirps. After the button is released, the two chirps will begin to move closer in sync with one another and therefore become synchronized again.

To test the accuracy of the system, these signals were viewed on an oscilloscope. As described in the Testing section, the oscilloscope displayed each produced chirp as well as how well the chirps were synchronizing.

Through this, it was noticed that the system had some variations in the time the signals took to synchronize again. In some cases it would take less than 10 seconds for the two signals to match. The expected synching behavior and resulting sync can be seen in Fig. 14. In other cases, it would be nearly a minute long – which is much slower than hoped. In this case, the one signal trace lagged behind and did not look like expected synchronization behavior. This can be seen in Fig. 15.



Fig. 14. Signals from both RP2040 cores depicting synchronization when Core 0 leads



Fig. 15. Signals from both RP2040 cores depicting synchronization when Core 1 leads

An area of improvement for this lab would be centered around timing. As stated before, there were some disparities when it came to the timing of synchronization. In the process of desynchronization, when a button was pressed to pause core one, the time it took to resynchronize with core zero's chirp was short, often around 10 seconds. However, when core was paused via button, the time it took for core one's chirp to match core zero's chirp was about a minute. Though eventually both instances eventually led to synchronization, it is an issue that could be explored further. Although this behavior is without explanation for now, the crickets do indeed synchronize with both each other and outside crickets.

Conclusion

By the end of this lab, the system could successfully detect and synchronize to chirps from anywhere, including chirps outside of the system. The system, which consisted of just a few components, provided insights not only about direct digital synthesis, but allowed exploration of the RP2040's multicore system, which will come in handy for future projects.

Through this lab, a large breadth of topics from elements within the RP2040 to mathematical algorithms that generate realistic, digital sounds were covered. Learning about concepts such as Fast Fourier Transforms and synchronization algorithms required use of mathematical background. Furthermore, this background was also used in order to understand how the microcontroller can detect a call to one (or both) of its cores using interrupts and how that detection can be reflected by multiple systems around the lab. Learning about Direct Digital Synthesis only emphasizes how digital sounds can be produced to sound realistic. Even in coding the microcontroller, it was learned the hard way why syntax is important. Many times the system didn't produce a working output because there was one equal sign instead of two in an if statement condition.

Some of these many issues that were produced as a result of a missing equal sign included the output signal showing up as noise once a chirp was detected, having the chirp pauses changing amplitudes, and getting no output from the speakers. All of these were debugged by going through the code and seeing if the logic made sense, and if it did, then checking the syntax. The largest issue, which was described in the Results section, was a difference in timing when a specific core was paused. A way this could have been mitigated was by implementing a timer that would track where in the chirp the unpaused core, right before the paused core, is turned back on and that timer would basically act as a shift. But right now, it is unknown how that idea would work.

Further improvements that could have been made to the system would be taking into consideration optimization. For this system, producing a functional working system was prioritized over optimizing and figuring out the complexities of the code. Though not taken into consideration this time, for future labs, taking into account how certain implementations, like potentially adding a new timer, is something to look into.

A final thought and potential improvement for this lab is to allow the students to have less of the sample code. While there were cases where the algorithms were solved by the students, a lot of it felt as though it was already figured out in the sample code. To further deepen an understanding of the math and technology, having less on the sample code would've immersed students more into design thinking. Additionally, another interesting idea that could be added to the lab would be having crickets, whose chirps are harmonic, all synchronize with each other.

Appendix

Code:

```
final code for cricket chirp synchronization
Kaitlyn Beiler (keb282), Wanda Field (cwf54), Nia Reid Vicars (nr346)
ECE 4760 9/21/2022

* HARDWARE CONNECTIONS
DAC CONNECTIONS:
 * - GPIO 4 ---> DAC MISO
 * - GPIO 5 ---> DAC CS
 * - GPIO 6 ---> DAC SCK
 * - GPIO 7 ---> DAC MOSI
 * - GPIO 8 ---> DAC LDAC
PAUSE BUTTONS:
 * - GPIO 15 ---> CORE 1 PAUSE (left bottom button)
 * - GPIO 15 ---> CORE 1 PAUSE (left middle button)
 * - GPIO 15 ---> CORE 0 PAUSE (left middle button)
 * - GPIO 16 ---> VGA Hsync
 * - GPIO 16 ---> VGA Vsync
 * - GPIO 18 ---> 330 ohm resistor ---> VGA Red
 * - GPIO 19 ---> 330 ohm resistor ---> VGA Blue
 * - RP2040 GND ---> VGA GND
 * - GPIO 26 ---> Audio input [0-3.3V]
*
```

```
26
           RESOURCES USED
27
28
29
30
31
32
33
34
35
36
37
38
39
40
        #include "pico/stdlib.h"
#include "pico/multicore.h"
41
42
43
44
       #include "hardware/dma.h"
45
        #include "hardware/adc.h"
46
       #include "hardware/irq.h"
47
48
        #include "hardware/spi.h"
49
50
51
52
53
54
55
        #define multfix15(a,b) (((fix15)((((signed long long)(a))*((signed long long)(b)))>>15))
       #define float2fix15(a) ((fix15)((a)*32768.0)) // 2^15
#define fix2float15(a) ((float)(a)/32768.0)
56
57
58
        #define absfix15(a) abs(a)
59
60
        #define fix2int15(a) ((int)(a >> 15))
61
62
        #define divfix(a,b) (fix15)( (((signed long long)(a)) << 15) / (b))
63
64
65
66
        #define ADC_PIN 26
// Number of samples per FFT
67
68
69
        #define NUM_SAMPLES 1024
70
71
        #define NUM_SAMPLES_M_1 1023
72
        #define SHIFT_AMOUNT 6
73
74
75
        #define LOG2_NUM_SAMPLES 10
76
        #define FFT_Fs 10000 // fix - original 10000
77
78
        #define ADCCLK 48000000.0
79
80
81
        int sample chan = 2 ;
82
83
        int control_chan = 3 ;
84
85
86
        #define max(a,b) ((a>b)?a:b)
87
        #define min(a,b) ((a<b)?a:b)</pre>
88
89
        spin lock t* myspinlock;
90
        uint32_t spin0;
uint32_t spin1;
91
92
93
94
95
        fix15 zero point 4 = float2fix15(0.4);
```

```
97
98
        uint8_t sample_array[NUM_SAMPLES] ;
99
100
       fix15 fr[NUM SAMPLES] ;
       fix15 fi[NUM_SAMPLES] ;
101
102
103
       fix15 Sinewave[NUM SAMPLES];
104
105
       fix15 window[NUM SAMPLES];
106
107
108
109
        uint8 t * sample address pointer = &sample array[0] ;
110
111
        #define two32 4294967296.0 // 2^32 (a constant)
112
        #define Fs 40000
113
114
115
116
117
        volatile unsigned int phase_accum_main_1;
        volatile unsigned int phase_incr_main_1 = (2300.0*two32)/Fs ; // chirp frequency = 2300
118
119
120
121
        volatile unsigned int phase accum main 0;
        volatile unsigned int phase_incr_main_\overline{0} = (2300.0*two32)/Fs ; // chrip frequency = 2300
122
123
124
125
        #define sine table size 256
126
       fix15 sin_table[sine_table_size] ;
127
128
        int DAC_output_0 ;
int DAC_output_1 ;
129
130
131
132
133
       fix15 max_amplitude = int2fix15(1) ;
                                                     // maximum amplitude
134
       fix15 attack inc ;
       fix15 decay inc ;
135
136
       fix15 current_amplitude_0 = 0 ;
       fix15 current_amplitude_1 = 0 ;
137
138
139
       #define ATTACK_TIME
#define DECAY_TIME
140
141
        #define SUSTAIN TIME
142
143
        #define BEEP_DURATION
144
       #define BEEP_REPEAT_INTERVAL
#define CHIRP_REPEAT_INTERVAL
145
146
       #define EPSILON
147
148
        volatile unsigned int STATE 0
149
150
        volatile unsigned int count_0
151
        volatile unsigned int syl_0
152
153
154
155
        volatile unsigned int STATE 1
156
        volatile unsigned int count_1
157
        volatile unsigned int syl_1
158
        volatile unsigned int y_1
159
160
        uint16_t DAC_data_1 ; // output value
uint16_t DAC_data_0 ; // output value
161
162
163
164
165
```

```
define DAC_config_chan_A 0b001100000000000
#define DAC_config chan B 0b101100000000000
#define PIN_MISO 4
#define PIN_CS
#define PIN_SCK
#define PIN_MOSI
#define LDAC
#define SPI PORT spi0
#define PAUSE_1 15//LEFT BOTTOM BUTTON
#define PAUSE 0 11//LEFT MIDDLE BUTTON
volatile int corenum 0 ;
volatile int corenum 1
volatile int global counter = 0 ;
pool repeating_timer_callback_core_1(struct repeating_timer *t) {
    if(gpio_get(PAUSE_1) == 0) {
        STATE 1 = 0;
        count_1 = 0;
   else if (STATE 1 == 0) {
        phase_accum_main_1 += phase_incr_main_1 ;
        DAC output \overline{1} = fix2int15(multfix15(current amplitude 1,
            sin_table[phase_accum_main_1>>24])) + 2048 ;
        if (count_1 < ATTACK_TIME) {
            current amplitude 1 = (current amplitude 1 + attack inc) ;
        else if (count_1 > BEEP_DURATION - DECAY_TIME) {
            current_amplitude_1 = (current_amplitude_1 - decay_inc) ;
        DAC_data_1 = (DAC_config_chan_A | (DAC_output_1 & 0xffff)) ;
        spi write16 blocking(SPI PORT, &DAC data 1, 1) ;
        if (count_1 == BEEP_DURATION) {
            // if full 8 chirps are done, go to long pause if (syl_1 == 7) {
                STATE_1 = 1;
count_1 = 0;
                syl_1
                STATE_1 = 2 ;
                count 1 =
```

```
syl_1 += 1;
   // S = 1 means long pause
else if(STATE_1 == 1) {
        count_1 += 1;
        current_amplitude_1 = 0;
        if (count 1 >= CHIRP REPEAT INTERVAL) {
            current_amplitude_1 = 0;
            STATE 1 = 0 ; // go back to chirp
count 1 = 0 ;
        current_amplitude 1 = 0;
        if (count 1 == BEEP REPEAT INTERVAL) {
            current_amplitude_1 = \overline{0};
            STATE 1 = 0; // go back to chirp
            count_1 = 0;
   corenum 1 = get core num() ;
pool repeating_timer_callback_core_0(struct repeating_timer *t) {
   if(gpio_get(PAUSE_0) == 0) {
        STATE_0 = 0;
        count_0 = 0;
   3
   else if (STATE_0 == 0) {
        phase accum main 0 += phase incr main 0 ;
        DAC_output_0 = fix2int15(multfix15(current_amplitude_0,
            sin_table[phase_accum_main_0>>24])) + 2048 ;
        if (count 0 < ATTACK TIME) {
            current_amplitude_0 = (current_amplitude_0 + attack_inc) ;
        else if (count_0 > BEEP_DURATION - DECAY_TIME) {
    current_amplitude_0 = (current_amplitude_0 - decay_inc) ;
        DAC_data_0 = (DAC_config_chan_B | (DAC_output_0 & 0xffff)) ;
        spi_write16_blocking(SPI_PORT, &DAC_data_0, 1) ;
           (count 0 == BEEP DURATION) {
```

```
306
                      if(syl 0 == 7) {
308
                           ST\overline{A}TE 0 = 1 ;
                           count_0 = 0 ;
312
313
                           STATE 0 = 2;
                           count_0 = 0;
316
                           syl 0 += 1;
317
320
322
            // S = 1 means long pause
323
            else if(STATE 0 == 1){
325
326
                 current amplitude 0 = 0;
                 if (count 0 >= CHIRP REPEAT INTERVAL) {
327
                      current_amplitude_0 = 0;
                      STATE_0 = 0 ; // go back to chirp
count_0 = 0 ;
329
330
                      syl_0 = 0 ;
334
             // S = 2 means short pause between syllables
335
336
                 current amplitude 0 = 0;
                 if (count_0 == BEEP_REPEAT_INTERVAL) {
   current_amplitude_0 = 0;
   STATE_0 = 0; // go back to chirp
339
340
341
                      count_0 = 0;
343
346
            corenum_0 = get_core_num() ;
347
349
350
353
354
355
356
357
359
            int k ;
363
            int istep ; // length of the FFT which results from combining two FFT's
364
            fix15 qr, qi ; // temporary variables used during DL part of the algorithm
366
368
370
            // Bit reversal code below based on that found here:
// https://graphics.stanford.edu/~seander/bithacks.html#BitReverseObvious
371
373
            for (m=1; m<NUM SAMPLES M 1; m++) {
375
                 mr = ((m >> 1) \& 0x5555) | ((m \& 0x5555) << 1);
```

```
376
377
                 mr = ((mr >> 2) & 0x3333) | ((mr & 0x3333) << 2);
378
379
                 mr = ((mr >> 4) & 0x0F0F) | ((mr & 0x0F0F) << 4);
380
381
382
                 mr >>= SHIFT AMOUNT ;
383
384
385
                     (mr<=m) continue ;
386
                 tr = fr[m];
387
388
                 fr[mr] = tr;
389
390
391
392
                 fi[mr] = ti ;
393
394
395
396
397
398
399
400
401
402
            k = LOG2_NUM_SAMPLES - 1 ;
403
404
             while (L < NUM SAMPLES) {
405
406
407
                 istep = L << 1 ;
408
409
                 for (m=0; m<L; ++m) {
410
                      j = m << k ;
411
                      wr = Sinewave[j + NUM SAMPLES/4];
412
413
                      wi = -Sinewave[j] ;
414
415
416
                      for (i=m; i<NUM SAMPLES; i+=istep) {</pre>
417
418
419
                           // compute the trig terms (bottom half of the above matrix)
tr = multfix15(wr, fr[j]) - multfix15(wi, fi[j]);
ti = multfix15(wr, fi[j]) + multfix15(wi, fr[j]);
420
421
422
423
424
425
426
427
                           fi[j] = qi - ti ;
428
429
430
431
432
433
434
                 L = istep ;
435
             }
436
437
438
439
        static PT THREAD (protothread fft(struct pt *pt))
440
441
             PT BEGIN(pt) ;
442
443
            printf("Starting capture\n") ;
444
445
```

```
446
            unsigned int before 0 = STATE 0;
447
           unsigned int before_1 = STATE_1;
448
           dma_start_channel_mask((1u << sample_chan)) ;</pre>
449
450
451
452
453
454
           static int height ;
455
           static float max_freqency ;
           static int i ;
456
457
458
           static fix15 max_fr ;
459
           static int max fr dex ;
460
461
           setTextColor(WHITE) ;
462
           setCursor(65, 0) ;
setTextSize(1) ;
463
464
465
           setCursor(65, 10) ;
writeString("FFT demo") ;
466
467
468
           writeString("Hunter Adams") ;
469
           setCursor(65, 30) ;
writeString("vha3@cornell.edu") ;
470
471
472
473
           setTextSize(2) ;
474
           writeString("Max freqency:") ;
475
476
477
           static char freqtext[40];
478
479
           while(1) {
480
                 // Measure wait time with timer. THIS IS BLOCKING
481
482
                dma_channel_wait_for_finish_blocking(sample_chan);
483
484
                unsigned int after 0 = STATE 0;
485
                unsigned int after 1 = STATE 1;
486
487
488
489
                for (i=0; i<NUM SAMPLES; i++) {</pre>
490
                     fr[i] = multfix15(int2fix15((int)sample array[i]), window[i]);
491
                     fi[i] = (fix15) 0 ;
492
493
494
495
496
                max_fr_dex = 0 ;
497
498
                unsigned int new before 0 = STATE 0;
499
500
                unsigned int new_before_1 = STATE_1;
501
502
503
504
505
506
                FFTfix(fr, fi) ;
507
508
509
                for (int i = 0; i < (NUM_SAMPLES>>1); i++) {
510
511
512
                     fi[i] = abs(fi[i]);
513
514
515
                             multfix15(min(fr[i], fi[i]), zero point 4);
```

```
if (fr[i] > max_fr && i>4) {
    max_fr = fr[i] ;
                max_fr_dex = i ;
       max_freqency = max_fr_dex * (FFT_Fs/NUM_SAMPLES) + 200 ; // our FFT is always 200 Hz low, consistently
          CHECK FOR CHIRP
       if(max freqency >= 2200 && max freqency <= 2400) {
           if(gpio_get(PAUSE_0) != 0 || before_0 != 0 || after_0 != 0) {
                if(STATE_0 == 1) { //if in pause
                    spin0 = spin lock blocking(myspinlock);
                    y 0 = (int)sqrt(count 0) + EPSILON;
                    count_0 = y_0 * y_0;
                    spin unlock(myspinlock, spin0);
           if(gpio_get(PAUSE_1) != 0 || before_1 != 0 || after_1 != 0) {
                if (STATE 1 == 1) {
                    spin1 = spin lock blocking(myspinlock);
                    y 1 = (int)sqrt(count 1) + EPSILON;
                    count_1 = y_1 * y_1;
                    spin_unlock(myspinlock, spin1);
       fillRect(250, 20, 176, 30, BLACK); // red box
       sprintf(freqtext, "%d", (int)max_freqency) ;
       setTextSize(2) ;
       writeString(freqtext) ;
       for (int i=5; i<(NUM SAMPLES>>1); i++) {
           height = fix2int15(multfix15(fr[i], int2fix15(36))) ;
            drawVLine(59+i, 479-height, height, WHITE);
       before 0 = \text{new before } 0;
       before_1 = new_before_1;
   PT END(pt) ;
void core1_entry() {
```

```
alarm pool t *core1pool ;
          core1pool = alarm pool create(2, 16) ;
          struct repeating timer timer core 1;
           alarm pool_add_repeating_timer_us(core1pool, -25,
               repeating_timer_callback_core_1, NULL, &timer_core_1);
596
          pt_schedule_start ;
600
606
          initVGA() ;
609
          myspinlock = spin lock init(spin lock claim unused(true));
610
          spi_init(SPI_PORT, 20000000) ;
          spi_set_format(SPI_PORT, 16, 0, 0, 0);
614
615
616
           gpio_set_function(PIN_MISO, GPIO_FUNC_SPI);
          gpio_set_function(PIN_SCK, GPIO_FUNC_SPI);
          gpio_set_function(PIN_MOSI, GPIO_FUNC_SPI);
gpio_set_function(PIN_CS, GPIO_FUNC_SPI);
620
           gpio_set_dir(LDAC, GPIO_OUT) ;
          gpio_put(LDAC, 0) ;
626
          gpio_init(PAUSE_1) ;
gpio_set_dir(PAUSE_1, GPIO_IN) ;
629
          gpio init(PAUSE 0);
630
          gpio set dir(PAUSE 0, GPIO IN) ;
           adc gpio init(ADC PIN);
643
          adc select input(ADC CHAN) ;
644
646
          adc fifo setup(
                           Enable DMA data request (DREQ)
DREQ (and IRQ) asserted when at least 1 sample present
650
653
```

62.8

```
656
657
658
659
660
            adc_set_clkdiv(ADCCLK/FFT Fs);
661
662
663
            // set up increments for calculating bow envelope
           attack_inc = divfix(max_amplitude, int2fix15(ATTACK_TIME));
decay_inc = divfix(max_amplitude, int2fix15(DECAY_TIME));
664
665
666
667
668
669
            int ii;
670
            for (ii = 0; ii < sine table size; ii++) {</pre>
                 sin table[ii] = float2fix15(2047*sin((float)ii*6.283/(float)sine table size));
671
672
            }
673
674
675
            int ii_fft;
676
            for (ii fft = 0; ii fft < NUM SAMPLES; ii fft++) {
                Sinewave[ii fft] = float2fix15(sin(6.283 * ((float) ii_fft) / (float)NUM_SAMPLES));
677
                window[ii fft] = float2fix15(0.5 * (1.0 - cos(6.283 * (float) ii fft) / ((float)NUM SAMPLES))));
678
679
680
681
682
                                        ====== ADC DMA CONFIGURATION ====
683
684
685
           dma_channel_config c2 = dma_channel_get_default_config(sample_chan);
dma_channel_config c3 = dma_channel_get_default_config(control_chan);
686
687
688
689
690
691
692
            channel_config_set_transfer_data_size(&c2, DMA_SIZE_8);
693
            channel_config_set_read_increment(&c2, false);
            channel_config_set_write_increment(&c2, true);
// Pace transfers based on availability of ADC samples
694
695
696
            channel_config_set_dreq(&c2, DREQ_ADC);
697
            dma channel configure(sample chan,
698
699
                &c2,
700
                sample_array,
701
702
                NUM SAMPLES,
703
704
705
706
707
            channel_config_set_transfer_data_size(&c3, DMA_SIZE_32);
708
            channel_config_set_read_increment(&c3, false);
            channel config set write increment(&c3, false);
709
710
            channel_config_set_chain_to(&c3, sample_chan);
711
712
713
714
                &сЗ,
                 &dma_hw->ch[sample_chan].write_addr, // Write address (channel 0 read address)
715
716
                &sample address pointer,
717
718
719
720
721
722
            multicore launch core1(core1 entry);
723
724
725
```

726 struct repeating_timer timer_core_0; 727 728 // Negative delay so means we will call repeating_timer_callback, and call it 729 // again 25us (40kHz) later regardless of how long the callback took to execute 730 add_repeating_timer_us(-25, 731 repeating_timer_callback_core_0, NULL, &timer_core_0); 732 733 // Add and schedule core 0 threads 734 pt_add_thread(protothread_fft) ; 735 pt_schedule_start ; 736 737 }